



# MS-7715

## CPU

# Ver:11

AMD M3 Phenom/Athlon 64 FX AM3

## System Chipset

AMD RX780

ATI SB710

## On Board Chip

FINTEK Super I/O -- F71889ED

LAN -- RTL8111EL

HD Codec --ALC887 Colay ALC892

BIOS -- SPI ROM 8M

## Clock Generator

Controller--RTM880N-793

## PWM

Controller--Intersil ISL6323 4+1 Phase

Vcore 4 Phase (MOS HIGHX2 LOWX2)

Vnb 1 Phase (MOS HIGHX1 LOWX2)

## Main Memory

DDR III X 2 (Max 8GB)

## Expansion Slots

PCI-E X 16\*1


PCI-E X 1 \*1,2,3


PCI 2.2 Slot 1,2

Title	Page
Cover Sheet	1
Block Diagram	2
AMD AM3 941	3-5
System Memory	6
CLOCK GENERATOR RTM880N-793	7
ATI RX780/RX880	8-12
ATI SB710	13-17
PCI Slot1,2	18
PCI-E X16 Slot	19
PCI-E X1Slots 1,2,3	20
LAN RTL8111E	21
USB connectors	22
HD Audio - ALC892/887	23
LPC -F71889ED	24
FAN	25
ACPI by UPI	26
VCC_DDR&VCC1_1 NB	27
Intersil 6323B 4+1Phase	28
ATX/Front Panel/COM1/KB/EMI	29
MANUAL PARTS	30
POWER MAP	31
POWER OK MAP	32
Clock Map	33
RESET MAP&Power Sequence	34
History	35

CFG & BOM table:		
601-7715-010	for net use	CFG-7715V10-net
601-7715-020	for channell use	CFG-7715V10-channel


BLOCK DIAGRAM







6 MEM\_MA\_DQS\_L[7..0] >> MEM\_MA\_DQS\_L[7..0]  
6 MEM\_MA\_DQS\_H[7..0] >> MEM\_MA\_DQS\_H[7..0]  
6 MEM\_MA\_DM[7..0] >> MEM\_MA\_DM[7..0]  
6 MEM\_MA\_ADD[15..0] >> MEM\_MA\_ADD[15..0]  
6 MEM\_MA\_DATA[63..0] >> MEM\_MA\_DATA[63..0]


6 MEM\_MB\_DQS\_L[7..0] >> MEM\_MB\_DQS\_L[7..0]  
6 MEM\_MB\_DQS\_H[7..0] >> MEM\_MB\_DQS\_H[7..0]  
6 MEM\_MB\_DM[7..0] >> MEM\_MB\_DM[7..0]  
6 MEM\_MB\_ADD[15..0] >> MEM\_MB\_ADD[15..0]  
6 MEM\_MB\_DATA[63..0] >> MEM\_MB\_DATA[63..0]





MEM\_CHA



MEM\_MA\_EVENT\_L >> MEM\_MA\_EVENT\_L 6











MEM\_CHB




MEM\_MB\_EVENT\_L >> MEM\_MB\_EVENT\_L 6

ZIF-SOCKET941-RH

ZIF-SOCKET941-RH






DDR3

ADDRESS A0



SMBus Addressing


SMBus 0	
Device	8-bit Address (hex)
DIMMA0	A0
DIMMB0	A2
DIMMA1	A4
DIMMB1	A6




DDR3

ADDRESS A2






- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE AS U19 AS POSSIBLE
- 2- ROUTE ALL CPUCCLK/#, NBSRCCLK/#, GPPCLK/# AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U19 POWER PIN



	NB_OSC_14M
RS740	3.3V IN
RX780	1.8V 75R/100R
RS780	1.1V 150R/75R




SATA SSC NO SUPPORT

SEL\_HTT66 : 'L' 100Mhz FOR 780  
'H' 66Mhz FOR 740

Micro Star Restricted Secret		
Title	Clock Generator RTM880N-793	Rev 10
Document Number	MS-7715	
MICRO-STAR INT'L CO., LTD. No. 68, Li-De St., Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Thursday, January 06, 2011
Sheet	7	of 35

3 HT\_CADIN\_H[15..0] >> HT\_CADIN\_H[15..0]  
3 HT\_CADIN\_L[15..0] >> HT\_CADIN\_L[15..0]  
3 HT\_CADOUT\_H[15..0] >> HT\_CADOUT\_H[15..0]  
3 HT\_CADOUT\_L[15..0] >> HT\_CADOUT\_L[15..0]




RX780/RS740/RS780 difference table (HT LINK)

SIGNALS	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			

Micro Star Restricted Secret		
Title	RD780-HT LINK I/F	Rev 10
Document Number	MS-7715	
MICRO-STAR INT'L CO., LTD. No. 68, Li-De St., Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		
Last Revision Date: Thursday, January 06, 2011		
Sheet	8	of 35






RX740/RS740/RS780 difference table (PCE LINK)

PCE_CALARP	RS740	RS740/RS780
RS740	NC	RS740/RS780
GP4	NC	GP4
GP5	NC	GP5


RS780 Display Port Support (muxed on GFX)

DP0	GFX, TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX, TX4, TX5, TX6 and TX7 AUX1 and HPD1



RX780/RS740/RS780 DEBUG PIN MAPPING			
	RX780	RS740	RS780
DEBUG_OUT0	RED(DFT_GPIO0)	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	GREEN(DFT_GPIO1)	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	Y(DFT_GPIO2)	LVDS_BLOK	LVDS_BLOK
DEBUG_OUT3	BLUE(DFT_GPIO3)	TMD5_HPD	TMD5_HPD
DEBUG_OUT4	TXOUT_L2N(DBG_GPIO0)	X	AUX1N
DEBUG_OUT5	TXCLK_LP(DBG_GPIO1)	X	AUX1P
DEBUG_OUT6	TXOUT_L3N(DBG_GPIO2)	X	HPD
DEBUG_OUT7	TXCLK_LN(DBG_GPIO3)	X	AUX_CAL


	RS740	RX780	RS780
NB_PWRGD	3.3V IN	1.8V IN	1.8V IN
ALLOW_LDTSTOP	OD	OD	OD/3.3V IN
LDT_STOP#	3.3V IN	1.8V IN	3.3V IN/OD
SYSTEMRESETB	3.3V IN	1.8V IN	3.3V IN



	RS780	RX780	SB700	CPU
LDT_STOP#	3.3V IN	VDD18/IN	OD	1.8V IN
LDT_RST#	SYSRST 3.3V IN	SYSRST VDD18/IN	OD	1.8V IN
ALLOW_STOP#	OD	OD/VDD18	3.3V IN	NA
POWERGOOD	VDD18/IN	VDD18/IN	NA	NA

NB CLOCK INPUT TABLE			
NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

\* RS780 can be used as clock buffer to output two PCIe reference clocks  
By default, chip will configured as input mode. BIOS can program it to output mode.



RS740/RX780/RS780: STRAP\_DEBUG\_BUS\_GPIO\_ENABLE

Enables the Test Debug Bus using GPIO and/or memory IO  
1 : Disable (RS740); Enable (RX780/RS780)  
0 : Enable (RS740); Disable (RX780/RS780)  
RS740: pin DFT\_GPIO5  
RX780: pin DFT\_GPIO5  
RS780: pin VS1NC


RX780: STRAP_PCIE_GPP_CFG[2:0] (Pins: RX780_DFT_GPIO[4:2])			
111: 1-1-1-1-1-1	Mode L	default	
110: 1-1-1-1-1-1	Mode L		
101: 2-0-2-0-2-0	Mode C2		
100: 2-0-2-0-2-1	Mode K		
011: 2-0-1-1-1-1	Mode E		
010: 1-1-1-1-1-1	Mode L		
001: 4-0-0-0-1-1	Mode C		
000: 4-0-0-0-2-0	Mode B		

RS740/RX780/RS780: LOAD\_EEPROM\_STRAPS

Selects Loading of STRAPS from EPROM  
1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected  
RS740: pin DFT\_GPIO1  
RX780: pin DFT\_GPIO1  
RS780: pin SUS\_STAT#

RX780/RS780: STRAP\_DEBUG\_BUS\_PCIE\_ENABLE

Enables Test debug bus using PCIe bus  
1. Disable (can be enabled thru nbcfg register)  
0 : Enable  
RX780: pin DFT\_GPIO0  
RS780: configurable thru register setting only  
RS740: Not supported



**Note:** If the Side-port memory interface is **not** used, make sure that:


- The memory interface IO power (VDD\_MEM) is connected to 1.5 V for DDR3 or 1.8 V for DDR2.
- The memory interface IO transform power (VDD18\_MEM) is connected to 1.8 V.
- The voltage divider for memory interface reference voltage MEM\_VREF is connected to 1.5 V for DDR3 or 1.8 V for DDR2.
- The memory interface PLL power IOPLLVDD18 is connected to 1.8 V and IOPLLVDD is connected to 1.2 V for the RS740 and to 1.1 V for the RS780.
- The memory interface enable strap DFT\_GPIO0 is **not** connected to the GND.














# REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC\_CLK



	PCI_CLK2	PCI_CLK4	PCI_CLK3	PCI_CLK5	LPC_CLK0	LPC_CLK1	AZ_RST#	IMC_GPIO17	IMC_GPIO16
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	RESERVED	USE DEBUG STRAPS	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	IMC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM	DEFAULT
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT		IGNORE DEBUG STRAPS DEFAULT		DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	IMC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM	


# DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI\_AD[30:23]

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	


13 AD[31..0] >> AD[31..0]  
13 PCI\_CBE#[3..0] >> PCI\_CBE#[3..0]

## PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD21  
MASTER = PCI\_REQ#0  
PCI\_GNT#0

## PCI SLOT 2 (PCI VER: 2.2 COMPLY)





IDSEL = AD22  
MASTER = PCI\_REQ#1  
PCI\_GNT#1

## PCI PULL-UP / DOWN RESISTORS




PCI\_E2






### PCI EXPRESS 1 Slot-2







### PCI EXPRESS 1 Slot-3



Micro Star Restricted Secret			
Title	PCI E X1 Slots	Rev	10
Document Number	MS-7715		
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-Hsi City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>		Last Revision Date: Thursday, January 06, 2011 Sheet 20 of 35	





### REAR PANEL USB CONNECTOR FOR USB PORT 0,1









### FRONT PANEL USB CONNECTOR FOR USB PORT 8,9



Reversed, can be taken off riser card within bead





### REAR PANEL USB CONNECTOR FOR USB PORT 4,5









### FRONT PANEL USB CONNECTOR FOR USB PORT 10,11




### FRONT PANEL USB CONNECTOR FOR USB PORT 6,7




### REAR PANEL USB CONNECTOR FOR USB PORT 2,3




### POWER CIRCUIT FOR USB PORT 6,7




### POWER CIRCUIT FOR USB PORT 0,1




### POWER CIRCUIT FOR USB PORT 4,5




### POWER CIRCUIT FOR USB PORT 2,3





### POWER CIRCUIT FOR USB PORT 8,9



### POWER CIRCUIT FOR USB PORT 10,11





### POWER FOR PS/2









*Super I/O*      LPC SUPER I/O F71889




### LPC I/O STRAPPING RESISTOR




**PARALLAL PORT** R148



### Thermal Resistor



## SERIAL PORT 2



	audio_card_detect	PCIE_GND
OnBo_Audio	1	1
PCIE_Audio	1	0

<b>Micro Star Restricted Secret</b>	
<b>Title</b>	<b>Rev</b>
<b>LPC SUPER I/O &amp; LPC &amp; CONNECTORS</b>	<b>10</b>
<b>Document Number</b>	<b>MS-7715</b>
MICRO STAR INT'L CO. LTD. No. 69, Li-De St, Jung-Ho City, Taipei Hsein, Taiwan <a href="http://www.mst.com.tw">http://www.mst.com.tw</a>	
<b>Issue Revision Date:</b>	<b>Thursday, January 06, 2011</b>
<b>Sheet</b>	<b>24 of 35</b>



**CPU FAN**


If using 3 pin fan, The GPIO must drive to low.



<b>Micro Star Restricted Secret</b>		
<b>Title</b>	<b>FAN</b>	<b>Rev</b>
<b>Document Number</b>	<b>MS-7715</b>	<b>10</b>
<b>MICRO-STAR INT'L CO. LTD.</b> No. 69, Li-Hsi St., Jung-Ho City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>		<b>Last Revision Date:</b> Thursday, January 06, 2011 <b>Sheet</b> <div style="text-align: right;">25 of 35</div>














## Intel Front Panel





<b>Title</b>		<b>Rev</b>  10
<b>ATX connector / Front Panel / KB</b>		
<b>Document Number</b> MS-7715		
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>		<b>Last Revision Date:</b> Thursday, January 06, 2011 <b>Sheet</b> 29 of 35




### Optics Orientation Holes



### Mounting Holes



### Simulation



Micro Star Restricted Secret		
Title	MANUAL PARTS	Rev
Document Number	MS-7715	10
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>		Last Revision Date: Wednesday, January 12, 2011 Sheet 30 of 35